バナー
クアッドバスインターフェース
3ステートバッファ
出力能力: +64mAおよび-32mA
TTL入力および出力スイッチングレベル
5V電源でのシステムへの入出力インターフェース機能
バスホールドデータ入力により、未使用の入力を保持するための外部プルアップ抵抗が不要になります。
出力が5Vバスに接続されている場合、バス電流負荷はありません
-40°C~+125°Cの範囲で指定
パッケージ情報:SOP14/TSSOP14
AiP74LV125デバイスは、低い静的および動的消費電力と高速・高出力駆動力を兼ね備えています。このデバイスは、バスラインの駆動に最適なクワッドバッファです。4つの出力イネーブル入力(1OE、2OE、3OE、4OE)を備え、それぞれが3ステート出力の1つを制御します。
詳細
AiP74LVTH125デバイスは、低い静的および動的消費電力と高速・高出力駆動力を兼ね備えています。このデバイスは、バスラインの駆動に最適なクワッドバッファです。4つの出力イネーブル入力(1OE、2OE、3OE、4OE)を備え、それぞれが3ステート出力の1つを制御します。
詳細
The AiP74LVT244/LVTH244 is an octal buffer that is ideal for driving bus lines. The device features two output enables (1 , 2 ), each controlling four of the 3-state outputs.
詳細
The AiP74LVT244/LVTH244 is an octal buffer that is ideal for driving bus lines. The device features two output enables (1 , 2 ), each controlling four of the 3-state outputs.
詳細
The AiP74LVT245; AiP74LVTH245 is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The control function implementation minimizes external timing requirements. It features an output enable ( ) input for easy cascading and a direction (DIR) input for direction control.
詳細
This device is an octal buffer that is ideal for driving bus lines. The device features two output enables (1 , 2 ), each controlling four of the 3-state outputs.The AiP74LVT2244 is designed with series resistance in both the HIGH and LOW states of the output. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus receivers/transmitters.
詳細
This device is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The control function implementation minimizes external timing requirements. The device features an output enable input ( ) for easy cascading and a direction input (DIR) for direction control.The AiP74LVT/LVTH2245 is designed with series resistance in both the HIGH state and LOW-state of the output. This design reduces line noise in applications such as memory address drivers, clock drivers and bus transceivers and transmitters.
詳細
The AiP74LVT16240; AiP74LVTH16240 is an inverting 16-bit buffer that is ideal for driving bus lines.
詳細
The AiP74LVT16244; AiP74LVTH16244 is a 16-bit buffer and line driver featuring non-inverting 3-state bus outputs. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer.
詳細
The AiP74LVT16244; AiP74LVTH16244 is a 16-bit buffer and line driver featuring non-inverting 3-state bus outputs. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer.
詳細
The AiP74LVT16245; AiP74LVTH16245 is a high-performance BiCMOS product designed for VCC operation at 3.3V.This device is a 16-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The control function implementation minimizes external timing requirements. The device features an output enable input (n ) for easy cascading and a direction input (nDIR) for direction control.
詳細
The AiP74LVT16245; AiP74LVTH16245 is a high-performance BiCMOS product designed for VCC operation at 3.3V.This device is a 16-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The control function implementation minimizes external timing requirements. The device features an output enable input (n ) for easy cascading and a direction input (nDIR) for direction control.
詳細
The AiP74LVT16373 is a high-performance BiCMOS product designed for VCC operation at 3.3V.This device is a 16-bit transparent D-type latch with non-inverting 3-state bus compatible outputs.The device can be used as two 8-bit latches or one 16-bit latch. When latch enable (LE) input is HIGH, the Q outputs follow the data (D) inputs. When latch enable is taken LOW, the Q outputs are latched at the levels of the D inputs one setup time prior to the HIGH-to-LOW transition.
詳細
The AiP74LVT16374; AiP74LVTH16374 are high performance BiCMOS products designed for VCC operation at 3.3V.This device is a 16-bit edge-triggered D-type flip-flop featuring non-inverting 3-state outputs. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (nCP), the nQn outputs of the flip-flop take on the logic levels set up at the nDn inputs.
詳細
The AiP74LVT16374; AiP74LVTH16374 are high performance BiCMOS products designed for VCC operation at 3.3V.This device is a 16-bit edge-triggered D-type flip-flop featuring non-inverting 3-state outputs. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (nCP), the nQn outputs of the flip-flop take on the logic levels set up at the nDn inputs.
詳細
伝言を残す

